



## ISOLATED 5-V FULL AND HALF-DUPLEX RS-485 TRANSCEIVERS

#### **FEATURES**

- 4000-V<sub>PEAK</sub> Isolation
- Bus-Pin ESD Protection
  - 16 kV HBM Between Bus Pins and GND2
  - 6 kV HBM Between Bus Pins and GND1
- 1/8 Unit Load Up to 256 Nodes on a Bus
- Meets or Exceeds TIA/EIA RS-485 Requirements
- Signaling Rates up to 20 Mbps
- Thermal Shutdown Protection
- Low Bus Capacitance 16 pF (Typ)
- 50 kV/μs Typical Transient Immunity
- · Fail-safe Receiver for Bus Open, Short, Idle
- 3.3-V Inputs are 5-V Tolerant

#### **APPLICATIONS**

- Security Systems
- Chemical Production
- Factory Automation
- Motor/Motion Control
- HVAC and Building Automation Networks
- Networked Security Stations

ISO3080	Full-Duplex	200 kbps
ISO3086	Full-Duplex	20 Mbps
ISO3082	Half-Duplex	200 kbps
ISO3088	Half-Duplex	20 Mbps

#### **DESCRIPTION**


The ISO3080, and ISO3086 are isolated full-duplex differential line drivers and receivers while the ISO3082, and ISO3088 are isolated half-duplex differential line transceivers for TIA/EIA 485/422 applications.

These devices are ideal for long transmission lines since the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 2500 Vrms of isolation for 60s between the bus-line transceiver and the logic-level interface.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver and/or near-by sensitive circuitry if they are of sufficient magnitude and duration. These isolated devices can significantly increase protection and reduce the risk of damage to expensive control circuits.

The ISO3080, SO3082, ISO3086 and ISO3088 are qualified for use from -40°C to 85°C.

#### ISO3080, ISO3086



## ISO3082, ISO3088



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ABSOLUTE MAXIMUM RATINGS(1)

					VALUE	UNIT
V <sub>CC</sub>	Input supply vo	ltage, (2) V <sub>CC1</sub> , V <sub>CC2</sub>			-0.3 to 6	٧
Vo	Voltage at any	Voltage at any bus I/O terminal			–9 to 14	٧
V <sub>IT</sub>	Voltage input, t	oltage input, transient pulse, A, B, Y, and Z (through $100\Omega$ , see Figure 11)				
VI	Voltage input a	Itage input at any D, DE or RE terminal				V
Io	Receiver output current				±10	mA
		Human Body Model	JEDEC Standard 22, Test Method A114-C.01	Bus pins and GND1	±6	
				Bus pins and GND2	±16	kV
ESD	Electrostatic		Test Method ATT4 0.01	All pins	±4	
LOD	ESD discharge	Charged Device Model	JEDEC Standard 22, Test Method C101	All pins	±1	kV
	Machine Model	ANSI/ESDS5.2-1996		±200	V	
TJ	Maximum junct	ion temperature			150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
V <sub>CC1</sub>	Logic-side supply voltage (1)		3.15		5.5	V
V <sub>CC2</sub>	Bus-side supply voltage <sup>(1)</sup>		4.5	5	5.5	V
V <sub>OC</sub>	Voltage at either bus I/O terminal	A, B	-7		12	V
V <sub>IH</sub>	High-level input voltage	D, DE, RE	2		VCC	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	
V <sub>ID</sub>	Differential input voltage	A with respect to B	-12		12	V
R <sub>L</sub>	Differential input resistance		54	60		Ω
	Outrast summent	Driver	-60		60	A
O Output current	Output current	Receiver	-8		8	mA
TJ	Operating junction temperature		-40		85	°C

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3.15 V to 3.6V.

#### **SUPPLY CURRENT**

over recommended operating condition (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
L Logio sido supply surrent		RE at 0 V or V <sub>CC</sub> , DE at 0 V or V <sub>CC1</sub>	3.3-V V <sub>CC1</sub>			8	A
I <sub>CC1</sub> Logic-side supply current	RE at 0 V or V <sub>CC</sub> , DE at 0 V or V <sub>CC1</sub>	5-V V <sub>CC1</sub>			10	mA	
$I_{CC2}$	Bus-side supply current	RE at 0 V or V <sub>CC</sub> , DE at 0 V, No load				15	mA

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values



## **DRIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$I_O = 0 \text{ mA},$	no load		3	4.3	$V_{CC}$	
137	Differential output voltage	$R_L = 54 \Omega$ , See Figure 1			1.5	2.3		V
V <sub>OD</sub>	magnitude	$R_L = 100 \Omega$	(RS-422), See Figure 1		2	2.3		V
		V <sub>test</sub> from –7 V to +12 V, See Figure 2			1.5			
$\Delta  V_{OD} $	Change in magnitude of the differential output voltage	See Figure 1 and Figure 2			-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 3			1	2.6	3	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage				-0.1		0.1	V
V <sub>OC(pp)</sub>	Peak-to-peak common-mode output voltage	See Figure 3				0.5		V
I <sub>I</sub>	Input current	D, DE, V <sub>I</sub> at 0 V or V <sub>CC1</sub>		-10		10	μΑ	
		ISO3082 ISO3088	See receiver input currer	nt				
I <sub>OZ</sub>	High-impedance state output current	ISO3080	$V_Y$ or $V_Z = 12 V$ , $V_{CC} = 0 V$ or 5 V, DE = 0 V	Other input			1	
	1.5.5.5	ISO3086	$V_{Y}$ or $V_{Z} = -7$ V. $V_{CC} = 0$ V or 5 V, DE = 0 V	at 0 V	-1			μΑ
1	Chart aircuit autaut aurrant	V <sub>A</sub> or V <sub>B</sub> at	-7 V	Other input	-200		200	mA
Ios	Short-circuit output current	V <sub>A</sub> or V <sub>B</sub> at	V <sub>A</sub> or V <sub>B</sub> at 12 V at 0 V		-200		200	mA
CMTI	Common-mode transient immunity	$V_I = V_{CC1} c$	or 0 V, See Figure 12		25	50		kV/μs

## **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> ,	Propagation dolay	ISO4080/82				0.7	1.3	20
t <sub>PHL</sub>	Propagation delay	ISO3086/88				25	45	ns
PWD <sup>(1)</sup>	Pulpo akow (lt t l)	ISO4080/82		Soo Figure 4		20	200	20
PWD	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	ISO3086/88		See Figure 4		3	7.5	ns
	Differential output signal rice and fall time	ISO4080/82			0.5	0.9	1.5	μs
t <sub>r</sub> , t <sub>f</sub>	Differential output signal rise and fall time ISO3086/88					7	15	ns
	Propagation delay,	ISO4080/82	50% Vo			2.5	7	
t <sub>PZH</sub> ,	high-impedance-to-high-level ouput Propagation delay,	1304060/62	90% Vo			1.8		μs
t <sub>PZL</sub>	high-impendance-to-low-level output	ISO3086/88		See Figure 5		25	55	
	Propagation delay,	ISO4080/82		and Figure 6, DE at 0 V		95	225	20
t <sub>PHZ</sub> , t <sub>PLZ</sub>	high-level-to-high-impedance output Propagaitin delya, low-level to high-impedance output	ISO3086/88				25	55	ns

<sup>(1)</sup> Also known as pulse skew

#### RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>IT(+)</sub>	Positive-going input threshold voltage	I <sub>O</sub> = -8 mA	I <sub>O</sub> = -8 mA		-85	-10	mV
V <sub>IT(-)</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA		-200	-115		mV
$V_{hys}$	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				30		mV
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{O} = -8 \text{ mA},$ 3.3-V $V_{CC1}$		V <sub>CC1</sub> - 0.4	3.1		V
		See Figure 7	5-V V <sub>CC1</sub>	4	4.8		
.,	Low lovel output voltage	$V_{ID} = -200 \text{ mV}, I_{O} = 8 \text{ mA},$	3.3-V V <sub>CC1</sub>		0.15	0.4	V
V <sub>OL</sub>	DL Low-level output voltage	See Figure 7	5-V V <sub>CC1</sub>		0.15	0.4	
$I_{O(Z)}$	High-impedance state output current	$V_I = -7$ to 12 V, Other input = 0	V	-1		1	μΑ
		$V_A$ or $V_B = 12 \text{ V}$			0.04	0.1	
	Due input current	$V_A \text{ or } V_B = 12 \text{ V}, V_{CC} = 0$	Other input at 0.1/		0.06	0.13	A
II	Bus input current	$V_A$ or $V_B = -7 \text{ V}$	Other input at 0 V	-0.1	-0.04		mA
		$V_A$ or $V_B = -7$ V, $V_{CC} = 0$		-0.05	-0.03		
I <sub>IH</sub>	High-level input current, RE	V <sub>IH</sub> = 2 V	•	-10		10	μΑ
I <sub>IL</sub>	Low-level input current, RE	V <sub>IL</sub> = 0.8 V		-10		10	μΑ
R <sub>ID</sub>	Differential input resistance	A, B		48			kΩ
C <sub>D</sub>	Differential input capacitance	Test input signal is a 1.5 MHz s amplitude. CD is measured acro			7		pF

#### RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay			90	125	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 8		4	12	ns
t <sub>r</sub> , t <sub>f</sub>	Output signal rise and fall time			1		ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Propagation delay, high-level-to-high-impedance output Propagation delay, high-impedance-to-high-level output	See Figure 9, DE at 0 V			22	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Propagation delay, high-impedance-to-low-level output Propagation delay, low-level-to-high-impedance output	See Figure 10, DE at 0 V			22	ns

<sup>(1)</sup> Iso known as pulse skew.

## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V<sub>OD</sub> Test and Current Definitions




Figure 2. Driver V<sub>OD</sub> With Common-Mode Loading Test Circuit






Figure 3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage




Figure 4. Driver Switching Test Circuit and Voltage Waveforms




Figure 5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms






Figure 6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 7. Receiver Voltage and Current Definitions




Figure 8. Receiver Switching Test Circuit and Waveforms




Figure 9. Receiver Enable Test Circuit and Waveforms, Data Output High







Figure 10. Receiver Enable Test Circuit and Waveforms, Data Output Low



Note: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 11. Transient Over-Voltage Test Circuit




Figure 12. Half-Duplex Common-Mode Transient Immunity Test Circuit




Figure 13. Full-Duplex Common-Mode Transient Immunity Test Circuit

#### **DEVICE INFORMATION**

**Table 1. Driver Function Table** 

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (D)	ENABLE INPUT (DE)	OUTI	PUTS				
				Y	Z				
PU	PU	Н	Н	Н	L				
PU	PU	L	Н	L	Н				
PU	PU	X	L	Z	Z				
PU	PU	Х	OPEN	Z	Z				
PU	PU	OPEN	Н	Н	L				
PD	PU	Х	Х	Z	Z				
PU	PD	X	Х	Z	Z				
PD	PD	Х	Х	Z	Z				

**Table 2. Receiver Function Table** 

V <sub>CC1</sub>	V <sub>CC2</sub>	DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)
PU	PU	-0.01 V ≤ V <sub>ID</sub>	L	Н
PU	PU	$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.01 \text{ V}$	L	?
PU	PU	$V_{ID} \le -0.2 \text{ V}$	L	L
PU	PU	Х	Н	Z
PU	PU	Х	OPEN	Z
PU	PU	Open circuit	L	Н



## **Table 2. Receiver Function Table (continued)**

V <sub>CC1</sub>	V <sub>CC2</sub>	DIFFERENTIAL INPUT V <sub>ID</sub> = (V <sub>A</sub> - V <sub>B</sub> )	ENABLE (RE)	OUTPUT (R)
PU	PU	Short Circuit	L	Н
PU	PU	Idle (terminated) bus	L	Н
PD	PU	X	X	Z
PU	PD	X	L	Н

#### PACKAGE CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest terminal to terminal distance through air	8.34			mm
L(I02)	Minimum external tracking (Creepage)	Shortest terminal to terminal distance across the package surface	8.1			mm
СТІ	Tracking resistance (Comparative Tracking Index)	DIN IEC 60112 / VDE 0303 Part 1	≥175			V
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{\rm IO}$ = 500 V, all pins on each side of the barrier tied together creating a two-terminal device		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	VI = 0.4 sin (4Ε6πt)		2		pF
C <sub>I</sub>	Input capacitance to ground	VI = 0.4 sin (4Ε6πt)		2		pF

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

## **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	IIIa
	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	1-111
	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I-II

## IEC 60747-5-2 INSULATION CHARACTERISTICS (1)

over recommended operating conditions (unless otherwise noted)

	PARAMETER	ARAMETER TEST CONDITIONS				
V <sub>IORM</sub>	Maximum working insulation voltage		560	V		
V <sub>PR</sub>	Input to output test voltage	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100% Production test with t = 1 s, Partial discharge < 5 pC	1050	V		
$V_{IOTM}$	Transient overvoltage	t = 60 s	4000	V		
R <sub>S</sub>	Insulation resistance	$V_{IO}$ = 500 V at $T_{S}$	>10 <sup>9</sup>	Ω		
	Pollution degree		2			

(1) Climatic Clasification 40/125/21

Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.



#### REGULATORY INFORMATION

VDE	UL
Certified according to IEC 60747-5-2	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File Number: 40016131	File Number: E181974

<sup>(1)</sup> Production tested ≥3000 VRMS for 1 second in accordance with UL 1577.

#### IEC SAFETY LIMITING VALUES

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER			MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	DW-16	$\theta_{JA} = 212$ °C/W, $V_I = 5.5$ V, $T_J = 170$ °C, $T_A = 25$ °C			210	mA
T <sub>S</sub>	Maximum case temperature	DW-16				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

#### THERMAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
θ <sub>IA</sub> Junction-to-Air		Low-K Thermal Resistance <sup>(1)</sup>				°C/W	
		High-K Thermal Resistance		96.1		C/VV	
$\theta_{JB}$	Junction-to-Board Thermal Resistance			61		°C/W	
$\theta_{JC}$	Junction-to-Case Thermal Resistance			48		°C/W	
$P_D$	Device Power Dissipation	$V_{CC1} = V_{CC2} = 5.25 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 20 MHz 50% duty cycle square wave			220	mW	

(1) Tested in accordance with the Low-K or High-K thermal metric defintions of EIA/JESD51-3 for leaded surface mount packages.







Figure 14. DW-16  $\theta_{\text{JC}}$  Thermal Derating Curve per IEC 60747-5-2

## **EQUIVALENT CIRCUIT SCHEMATICS**









#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
ISO3080DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3080DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3080DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3080DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3082DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3082DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3082DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3082DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3086DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3086DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3086DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3086DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3088DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3088DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3088DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
ISO3088DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

11-Jul-2008

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3080DWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1
ISO3082DWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1
ISO3086DWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1
ISO3088DWR	SOIC	DW	16	2000	330.0	16.4	10.9	10.78	3.0	12.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO3080DWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO3082DWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO3086DWR	SOIC	DW	16	2000	358.0	335.0	35.0
ISO3088DWR	SOIC	DW	16	2000	358.0	335.0	35.0

# DW (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated